



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/008,653	11/09/2001	Fernando Gonzalez	98095DIV4	8023

26285 7590 12/03/2003

KIRKPATRICK & LOCKHART LLP  
535 SMITHFIELD STREET  
PITTSBURGH, PA 15222

EXAMINER
----------

RICHARDS, N DREW

ART UNIT	PAPER NUMBER
----------	--------------

2815

DATE MAILED: 12/03/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

10/008,653

Applicant(s)

GONZALEZ ET AL.

Examiner

N. Drew Richards

Art Unit

2815

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 28 October 2003.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 17, 19, 98-103, 125, 126 and 128 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 17, 19, 98-103, 125, 126 and 128 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 09 November 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\* See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.  
a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☒ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_ 6) ☐ Other: \_\_\_\_\_

## DETAILED ACTION

### *Claim Rejections - 35 USC § 103*

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 17, 19, 98-101, 103, 125, 126 and 128 are rejected under 35 U.S.C.

103(a) as being unpatentable over Moravvej-Farshi et al. ("Novel Self-Aligned Polysilicon-Gate MOSFETs with Polysilicon Source and Drain," Solid-State Electronics, Vol. 30, No. 10, 1987, Pp. 1053-62) in view of Pfister (U.S. Patent No. 5,319,232)

Moravvej-Farshi et al. disclose in figure 6 a raised drain structure (n+ poly), a raised source structure (n+ poly), a gate (n+ poly) located between the source and drain, a first capping layer (silicon dioxide on left half of figure) in communication with at least a portion of the gate and source, a first portion of a gate oxide region in communication with at least a portion of the gate and source, a first implant junction area (dashed line beneath source) located in the substrate assembly extending partially beneath the gate and the source, a second capping layer (silicon dioxide on right half of figure) in communication with at least a portion of the gate and drain, a second portion of a gate oxide region in communication with at least a portion of the gate and drain, and a second implant junction area (dashed line beneath drain) located in the substrate assembly extending partially beneath the gate and the drain. Moravvej-Farshi et al. teach the first implant junction including a first outdiffusion area but does not teach the

Art Unit: 2815

first implant junction including a first pocket implant junction. Moravvej-Farshi et al. teach the second implant junction including a second outdiffusion area but does not teach the second implant junction including a first pocket implant junction.

Pfiester teaches in figures 1A-4 a transistor including a raised source, raised drain, and a gate located between the source and the drain. Pfiester teach in figure 1E a first and second pocket implant junction 28 in a first and second implant junction.

Moravvej-Farshi et al. and Pfiester are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to form a first and second pocket implant junction. The motivation for doing so is to form LDD regions to prevent a hot carrier phenomenon (see Pfiester column 1 lines 25-26). Therefore, it would have been obvious to combine Moravvej-Farshi et al. with Pfiester to obtain the invention of claim 17.

With regard to claim 19, the first and second junctions include doped areas.

With regard to claim 98, the raised source is doped polysilicon.

With regard to claim 99, the raised drain is doped polysilicon.

With regard to claim 100, the gate is doped polysilicon.

With regard to claim 101, the source includes a plug.

With regard to claim 103, the gate includes a gate terminal as the entire gate structure is considered the gate terminal.

With regard to claim 125, Moravvej-Farshi et al. disclose in figure 6 a raised drain structure (n+ poly), a raised source structure (n+ poly), a gate (n+ poly) located between the source and drain, a first capping layer (silicon dioxide on left half of figure) in

Art Unit: 2815

communication with at least a portion of the gate and source, a first portion of a gate oxide region in communication with at least a portion of the gate and source, a first implant junction area (dashed line beneath source) located in the substrate assembly extending partially beneath the gate and the source wherein the first junction area includes doped silicon, a second capping layer (silicon dioxide on right half of figure) in communication with at least a portion of the gate and drain, a second portion of a gate oxide region in communication with at least a portion of the gate and drain, and a second implant junction area (dashed line beneath drain) located in the substrate assembly extending partially beneath the gate and the drain wherein the second junction area includes doped silicon. Moravvej-Farshi et al. teach the first implant junction including a first outdiffusion area but does not teach the first implant junction including a first pocket implant junction. Moravvej-Farshi et al. teach the second implant junction including a second outdiffusion area but does not teach the second implant junction including a first pocket implant junction.

Pfiester teaches in figures 1A-4 a transistor including a raised source, raised drain, and a gate located between the source and the drain. Pfiester teaches in figure 1E a first and second pocket implant junction 28 in a first and second implant junction.

Moravvej-Farshi et al. and Pfiester are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to form a first and second pocket implant junction. The motivation for doing so is to form LDD regions to prevent a hot carrier phenomenon (see

Art Unit: 2815

Pfiester column 1 lines 25-26). Therefore, it would have been obvious to combine Moravvej-Farshi et al. with Pfiester to obtain the invention of claim 125.

With regard to claim 126, the doped silicon includes phosphorous.

With regard to claim 128, Moravvej-Farshi et al. disclose in figure 6 a raised drain structure (n+ poly), a raised source structure (n+ poly), a gate (n+ poly) located between the source and drain, a first capping layer (silicon dioxide on left half of figure) in communication with at least a portion of the gate and source, a first portion of a gate oxide region in communication with at least a portion of the gate and source, a first implant junction area (dashed line beneath source) located in the substrate assembly extending partially beneath the gate and the source wherein the first junction includes a first outdiffusion area, a second capping layer (silicon dioxide on right half of figure) in communication with at least a portion of the gate and drain, a second portion of a gate oxide region in communication with at least a portion of the gate and drain, and a second implant junction area (dashed line beneath drain) located in the substrate assembly extending partially beneath the gate and the drain wherein the second junction area includes a second outdiffusion area. Moravvej-Farshi et al. teach the first implant junction including a first outdiffusion area but does not teach the first implant junction including a first pocket implant junction. Moravvej-Farshi et al. teach the second implant junction including a second outdiffusion area but does not teach the second implant junction including a first pocket implant junction.

Pfiester teaches in figures 1A-4 a transistor including a raised source, raised drain, and a gate located between the source and the drain. Pfiester teach in figure 1E a first and second pocket implant junction 28 in a first and second implant junction.

Moravvej-Farshi et al. and Pfiester are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to form a first and second pocket implant junction. The motivation for doing so is to form LDD regions to prevent a hot carrier phenomenon (see Pfiester column 1 lines 25-26). Therefore, it would have been obvious to combine Moravvej-Farshi et al. with Pfiester to obtain the invention of claim 128.

3. Claim 102 is rejected under 35 U.S.C. 103(a) as being unpatentable over Moravvej-Farshi et al. ("Novel Self-Aligned Polysilicon-Gate MOSFETs with Polysilicon Source and Drain," Solid-State Electronics, Vol. 30, No. 10, 1987, Pp. 1053-62) with Pfiester (U.S. Patent No. 5,319,232) as applied to claims 17, 19, 98-101, 103, 125, 126 and 128 above in view of Iio et al. (U.S. Patent No. 6,130,482).

Moravvej-Farshi et al. teach a plug on the source but do not teach an adhesive layer included in the plug. The plug of Moravvej-Farshi et al. is taught as comprising aluminum and the source region is silicon. Iio et al. teach an aluminum plug in a contact hole where the aluminum plug contacts a silicon substrate (figure 3C, column 9 lines 38-46 and column 10 lines 35-50). Iio et al. teach forming a TiN adhesion/barrier layer between the aluminum plug and the silicon substrate.

Moravvej-Farshi et al. with Pfiester and Iio et al. are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to form an adhesion/barrier layer between the plug and the silicon source. The motivation for doing so is to prevent junction spiking (see Iio et al. column 10 lines 44-50). Therefore, it would have been obvious to combine Moravvej-Farshi et al. and Pfiester with Iio et al. to obtain the invention of claim 102.

### ***Response to Arguments***

4. Applicant's arguments with respect to claims 17, 102, 125 and 128 have been considered but are moot in view of the new ground(s) of rejection.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to N. Drew Richards whose telephone number is (703) 306-5946. The examiner can normally be reached on M-F 8:00-5:30; Every other Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached 2772. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.




Application/Control Number: 10/008,653

Page 8

Art Unit: 2815

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

  
NDR

  
**GEORGE ECKERT**  
**PRIMARY EXAMINER**